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ABSTRACT
At the Rochester Institute of Technology, a freshmen
laboratory project, utilizing a NOR logic array and the existing
PMOS process, has been successfully incorporated into the
microelectronic engineering curriculum. This paper outlines the
structure of this new course. Students are introduced to digital
logic and I.C. fabrication by designing a simple digital circuit
and realizing it in the gate array. Completion of the circuit is
accomplished by making a mask and photolithographically defining
the metal layer. The circuits are then tested for functionality.
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1.0 INTRODUCTION
The purpose of this paper is to document the structure of
the design portion of the undergraduate course "Introduction to
Microelectronic Engineering" that is presently being taught to
first quarter freshmen students in the microelectronic
engineering program at Rochester Institute of Technology. It
will include a short discussion on MOSFETs characteristics and
basic digital logic circuitry. In addition, this paper will
review the mask making techniques and fabrication processes that
are presently being used at RIT. The main section of this paper
discusses the final laboratory project that is required of the
students in the course. Its purpose is to expose the students to
the I.C. fabrication process prior to the upper level courses.
At the end of the project, students should have an understanding
of digital logic and circuit design. In addition, they should
have a working knowledge of fabrication principles that are used
at RIT. This paper can then serve as a guide for the students
and faculty in the Microelectronics Department.
Wafers are fabricated up to the last level of processing
(metal) in the existing metal gate PMOS process. The students
design and layout a simple digital circuit using a NOR logic gate
array. A metal mask containing the VDD (power), GND (ground) and
internal transistor connections necessary to form the NOR gates
is provided. The students complete the mask by connecting the
inputs and outputs of the gates such that a desired circuit is
realized. Once a mask is completed, the students apply
photoresist to the wafers, and expose and develop it. The metal
is etched off leaving the desired metal pattern. Once the
photoresist is stripped and the wafers are sintered, the students
test their circuits for functionality.
During the layout of the course structure and gate array,
three redesigns were necessary to facilitate a more efficient
chip design. These designs are referred to as Array_1, Array
and Array_3, with Array_3 being the most current layout of the
die. Array_l used the rubylith method of mask making for the
creation of the customized metal layer whereas the remaining two
designs utilized the Mann 3000 pattern generator for this task.
All three designs contain resolution and alignment targets to aid
in the processing steps of fabrication. An additional 5um
alignment target was included in all of the designs to help
reduce error in lithography mismatches.
Figures appearing in this paper that show the layouts of the
arrays contain hatched fill-ins for the metal layer. The
diffusion, thin oxide and contact cuts contain no fill in, except
where noted. In addition, it should be noted that some of the
figures contain solid fill-ins. These are used to help identify
the locations of some of the special features that are utilized
in the array -
Since all transistors in the design are enhancement mode
PMOS structures, a negative power supply is used for the VDD
connection (-10 volts). Hence, a logic one refers to a negative
voltage and a logic zero refers to ground (zero volts).
2.0 PMOS PROCESS AT RIT
2.1 MOSFETS
In 1961, Kahng and Atalla (Bell Laboratories) introduced the
first metal oxide semiconductor field effect transistor (MOSFET).
Since then it has grown to be one of the most powerful building
blocks in the semiconductor industry. One of the major reasons
for this growth has been the ability to build these structures in
a very small space. In addition, the inputs to the MOS
transistors are capacitive. Hence, the possibility of circuits
with built-in memory exists. At the Rochester Institute of
Technology, a working process for the metal gate p-channel
enhancement mode MOSFET (pMOS) has been established with working
devices ranging from 10-400 transistors on a single die.
Figure 2.1.1 shows a cross sectional view of the metal gate
pMOS transistor that is presently being used at RIT. As seen,
there are four external connections to the device; the source,
drain, gate and substrate. The source is the terminal where the
charge carriers have the highest potential whereas the drain
terminal has the lowest potential. A negative gate potential
will induce a positive charge on the semiconductor, which in turn
repels the electrons (majority carriers) in the substrate at the
surface beneath the oxide layer. When a high enough potential is
induced on the gate, the density of the minority carriers (holes)
will eventually exceed the density of the majority carriers and
the surface region will invert. The potential required for the
region to invert is called the threshold voltage (Vt). The
effect is to bridge the gap (channel) between the source and
drain junctions. Current, caused by a potential across the
source and drain terminals, can now flow through the channel and
be collected at the drain. The transistor in this state, is said
to be on. When no voltage is applied to the gate (Vgs = GND) or
the gate voltage has not yet reached the threshold voltage (Vgs <
Vt), the transistor is said to be off. Figure 2.1.2 shows a
typical pMOSFET current vs. voltage (I-V) characteristic showing
the three areas of operation, cutoff, linear (triode) and
saturation. The cutoff region is the area of operation that
reflects no drain to source current. In terms of the threshold
voltage, it is the area where the gate voltage is less than the
threshold voltage (Vgs < Vt). The transistor is not yet
inverted, which in turn yields to no channel being formed. The
second region of operation, linear, is controlled by both the
drain to source voltage (Vds) and the gate to source voltage
(Vgs). It occurs when the drain to source voltage is less than
the gate to source voltage minus the threshold voltage (Vds <
Vgs-Vt). Note that the transistor is in the inverted stage (Vgs
> Vt) for this region to be active. The third area of operation
of the MOSFETs is the saturation region. This region is
controlled only by the gate to source voltage and occurs when Vds
> Vgs-Vt. The fine line that separates the last two regions is
called the pinch off voltage (Vds = Vgs-Vt).
The forth terminal shown in figure 2.1.1 is the substrate
connection. This connection has a major impact on the threshold
voltage. The effect is commonly called the body effect or back
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Figure 2.1.2 Typical Transistor Current vs. Voltage Curve
biasing. When the source connection on the transistor is not
tied directly to ground with the substrate, the substrate can act
as a second gate. This directly influences Vt and the drain
current (Id). As a result, designers incorporating pMOS
structures in their circuit must consider the effects of back
biasing on their transistors and logic gates.
Digital circuitry utilizes a binary system which
incorporates the cutoff and saturation regions of the MOSFETs I-V
characteristics. By selecting a gate voltage (Vg = V) that is
comparatively larger than the threshold voltage for a logic 1,
and a zero gate voltage (Vg = 0) as a logic 0, the binary system
can be successfully incorporated into transistor theory. Using a
prescribed coding system for numbers and letters, numbers and
words can be manipulated and used in binary logic. For example,
the letter A might be coded as 100101, whereas the number 9 might
be coded as 001001.
Figure 2.1.3 shows the transistor schematics, digital symbol
and truth table for some of the simple gates used in digital
design. Referring to the inverter, a1 high voltage on the gate
will cause the transistor to go into saturation mode. The
channel under the oxide is inverted, causing a low resistive
channel between the output (Vout) and ground. Since the
resistance of the channel is small, the voltage drop across the
transistor is small. Therefore the voltage seen on the output is
nearly zero (<.5 volts), and when used in digital design, is
considered zero. When the gate voltage is shorted to ground, no
channel is formed under the oxide causing the transistor to be in
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Figure 2.1.3 Transistor Layout, Digital Symbol and Truth
Table for some selected Digital Gates
the cutoff region of operation. In effect, the connection
between the output and ground is open, allowing the pull-up
transistor, which acts like a resistor, to control the output
voltage of the device. Since no current is being drawn out of
the inverter, Vout assumes the voltage associated with VDD minus
the threshold voltage. Using similar logic, the NAND, NOR, OR
and AND gate functions can be derived.
The pMOSFETs that are built at RIT utilize a four level
metal gate process built on three inch silicon wafers with
resistivities ranging from 4-10 ohms per centimeter. N-type
wafers, without the benefit of epitaxial layers, are used with
boron as the p-type element in the source and drain diffusions to
create the necessary pn junctions in the silicon. Oxides around
6000 angstroms are used to mask these diffusions with an
additional thick oxide grown after the diffusion to isolate the
signals. This oxide is generally 3000 angstroms since length of
time in the furnace is now a factor in the junction depths of the
diffusions. Thin oxide grown at about 600 angstroms is used for
the gate oxide, with a metal gate thickness of approximately
3000-4000 angstroms. The four photographic masks used in this
process are the diffusion, thin oxide, contact cuts, and
metalization masks.
Mask making at RIT can be achieved in two separate ways.
The pattern generator method utilizes a computer aided design
(CAD) tool on the VAX-VMS system called Integrated Circuit Editor
(ICE). A layout of the four masks is completed using this
program and converted into four separate files that are
eventually punched on one inch paper tape. The tape is fed into
the pattern generator, which in turn drives a light source and
lens aperture to produce a 10:1 photographic image of the desired
mask. This photographic plate is commonly referred to as the
master reticle. The master reticle is placed into the Mann photo
repeater were it is reduced and replicated 300-1000 times
depending on the size of the original chip. The result is a lx
emulsion photographic plate that can be used in the processing of
the wafers.
The other method of mask making that is utilized at RIT is
the rubylith technique. All four mask sets are prepared in
advance on mylar grid paper at approximately 200x. A piece of
rubylith masking film is then cut by hand for each of the four
levels. Utilizing a photo-reduction camera, the four master
reticles are produced that are necessary for the photrepetition
stage previously mentioned. Both of these techniques will be
discussed in more detail is section 2.3.
2.2 DESIGN RULES
Fabrication of integrated chips require several masks that
are used to create the transistor function in the silicon. As
previously mentioned, the pMOS process at RIT utilizes four masks
to fabricate ICs. For each mask, there are certain design rules
which must be followed when designing the layout of the circuit.
These specifications have been developed through experience to
account for misalignment of the various masks to one another,
continuity of the metal and diffusion layers, width of the space
charge layer, and other practical considerations intended to
improve the yield. Table 2.2.1 gives these design rule
specifications. C9, pg 53
Wd Minimum diffusion line width
Wt Minimum thin oxide line width
Wc Minimum contact cut line width
Wm Minimum metal line width
Sdd Minimum diffusion to diffusion spacing
Sec Minimum contact cut to contact cut spacing
Smm Minimum metal to metal spacing
Edt Minimum thin oxide extension over diffusion
for gate oxide
,
10 um
Edc Minimum diffusion beyond a contact
cut 10 um
Edm Minimum metal extension over diffusion for
gate 10 um
Etc Minimum thin oxide extension beyond a
contact cut 10 um
Emc Minimum metal extension beyond a contact cut 10 um
Table 2.2.1 Minimum dimensions for the pMOS process
Figures 2.2.1 through 2.2.4 show the mask set for the gate array
that is discussed later in this paper. Note the use of the
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design rules for each level.
In addition to the above design rules, some additional
considerations should be mentioned. These are listed below:
1. Contact pads used for the purpose of I/O should
have a minimum dimension of lOOum by lOOum. A
backside substrate connection is necessary so
that the substrate can be connected to ground.
2. Contact cuts should be made large where
possible to reduce the resistance associated
with the contact.
3. Metal lines containing power and ground should
be maintained as short as possible, or contain
more than one I/O pad for the signal. This
will reduce the voltage drop associated with
the sheet resistance of the metal.
4. Spacing between the drain and source diffusions
is another area of concern in MOS design.
During the drive in stage of the process, boron
diffuses into the silicon not only in the
vertical direction, but also in the horizontal
direction. This results in a larger diffusion
width than expected from the layout. The
additional diffused region is controlled by the
length of time that the wafers are in the high
temperature furnace and the diffusion
15
coefficient associated with the boron. If care
is not taken in both the drive in steps and the
initial design layout, transistor's source and
drain diffusions might short. Also, there
exists the possibility that the two regions
diffuse into the channel far enough that the
change in the channel length causes undesirable
transistor characteristics.
5. For purposes of mask alignment, geometric
patterns called alignment marks or alignment
targets should be included in each design.
These marks are composed of crosses and
negative crosses and are placed on the various
masks in the mask set. These marks are
illustrated in figure 2.2.5. Note the
locations of the alignment marks in the mask
set previously described.
6. Another set of patterns called the resolution
targets are also placed on each mask in the
set. These targets are composed of a series of
different lines and boxes smaller than the
minimum desired device geometry, such that the
quality of the photolithographic process can be
determined for each level. See figure 2.2.6.
16
Figure 2.2.5 Alignment Marks
Figure 2.2.6 Resolution Targets
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2.3 MASK MAKING
Photographic processes are important in the fabrication of
microelectronic circuits. Line widths on the order of a
micrometer must be able to be accurately produced and reproduced
for any given number of circuits. In one common technique, this
is accomplished by exposing photosensitive materials (polymers)
to ultraviolet light (UV) . These polymers are commonly called
photoresist. They have the unique characteristics of being
sensitive to the UV light yet resistive to numerous chemicals,
most importantly in our process, HF. The masks (plates), on the
other hand, are created by exposing a photosensitive material
(silver halide emulsions) to green light. At RIT, the creation
of these silver halide plates can be created using one of two
techniques.
The first technique that is used to create photographic
masks utilizes a material called rubylith (a red plastic film
that can be stripped away on a clear polyester base). The
rubylith material is cut by hand using a ruler and knife. Areas
where the light is desired to pass through to photographic plates
are peeled away leaving a clear region that can transmit light.
Areas that are to block this transmission are left red. The
color red is used since it absorbs the green light from the
source. Usually, the design cut in the rubylith material is done
at approximately 100-200 times the final size of the chip. The
cut rubylith is placed on a large light board and
photographically reduced on an emulsion plate to produce a lOx
reticle of the design. The lOx reticle, commonly referred to as
18
the master reticle, is placed in the Mann photorepeater to be
reduced to the desired lx image as well as being reproduced
anywhere between 300-1000 times depending on the size of the
master reticle. The result is a working photographic plate that
can be used to pattern the photoresist material in the
laboratory.
The second method that is utilized at RIT is a technique
that creates the master reticle through the use of the computer.
A computer aided design tool (CAD) called Integrated Circuit
Editor (ICE) C83 is available to the students on the Vax-Vms
system at RIT. Executing a process file (process_name.ICE)
informs ICE about several desired design features that can be
used with this tool. Specifically, the process file informs the
Integrated Circuit Editor about the number of desired layers in
the design, the color that each layer will appear on the screen
and information that is utilized when the design is converted
into files that are used to create paper plots or photographic
masks. A process file used for the NOR gate array can be found
in Appendix A. The basic structure of a process file is as
follows:
Comment Line
Width and Height of Working Space (microns)
Number of Layers in the Design
First Layer, Number of Antiregions
Specification of Antiregion #1 (Area where
antiregion #1 exists)
Specification of Antiregion #2 (Area where
antiregion #2 exists)
Specification of Antiregion #n (Area where the nth
19
antiregion exists)
Second Layer, Number of Antiregions
Last Layer, Number of Antiregions
Description of pen plotter information for each
level describing information about the pen
number, layer number, fill-in techniques (ie.
cross hatched, diagonal lines, crisscrossed or no
fill), spacing for the fill-ins, and the location
of the pen on the plotter pen holder. Note that
up to 16 levels may be specified for this
plotter.
Figure 2.3.1 Basic Structure of an ICE Process File
Figure 2.3.2 displays a typical transistor that could be
layed out using either the rubylith or computer aided design
technique. When the CAD tool is utilized, it forms a CIF
(Caltech Intermediate Format) file that can be used to recall the
design at any time. An example of a CIF file can be found in
Appendix B. Note that the file operates on the combination of a
series of boxes defined in various layers and symbols (DS stands
for define symbol). The symbols are then called (CS) to create
one final symbol that contains every box in the design. Boxes
are defined in the CIF file in the following format:
Box X Y L W;
where the box is centered at the location X,Y with a length and
width of L and W respectively. In addition, CIF files use a
scaling factor to determine the lengths, widths and locations of
the specified boxes. Its conversion factor is specified by the
following equation:
20
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Figure 2.3.2 ICE Transistor Layout
21
Actual Units = (a * l/100um)/b
where the ratio a/b is the scale factor. This scale factor can
be found on the same line that the DS (define symbol) command is
located. For units in the range of micrometers, the scale factor
is 1/100. Other commands found in a CIF file might include the
following:
Finish symbol definition DF
Translation of rotation T
Rotation of orientation R
Mirror in X (multiply x-coord. by -1 MX
Layer specification L
Once a design is completed on the CAD tool and saved in
memory, it can be converted to a language that the pen plotter
can understand such that hard copies of the design can be
created. Directions for the use of the plotter can be referenced
in Appendix C. Note that the conversion of the design to a plot
file (filename.PLT) is not destructive of the original CIF file.
Finally, once the design is completed to the satisfaction of
the designer, the CIF file can be converted into a file that can
drive the Mann 3000 pattern generator. The pattern generator is
a precision photoplotter that utilizes a Xenon flash unit. Using
the file generated by the CAD program ( filename.MAN) , it can
create the pattern described by the CIF file for a particular
level on a high resolution photographic mask. Similar to the
reduction done in the rubylith technique, the mask produced by
the pattern generator results in a lOx reticle. Listed below is
22
a file that is used with every reticle produced with the pattern
generator. Its purpose is to help align the master reticle in
the photorepeater so that the mask set can more easily be aligned
to each other in the photolithography stages.
"MANN 3000 FILE
"FIDUCIAL MARKS
X330000Y200000H00100W12000A000;
X070000;
H12000W00100;
$
Figure 2.3.3 File to Produce Fiducial Marks on Master Reticle
In this type of file, any statements starting with a
quotation mark are considered comments and are not executed,
although for a file to be started on the pattern generator, the
first character that is seen by it must be a quotation mark. An
X and Y followed by a number, states the location of the center
of the box that is to be exposed on the photographic plate. The
H and W command tell the computer the height and width of the
desired flash respectively. The A command stands for the angle
of the box with respect to the x-axis. Since ICE does not have
the capability of drawing anything with an arc it it or creating
a box at any angle other than 0, 90, 180 and 270 degrees, the
angle of the box with respect to the x-axis (A) is always zero
for our purposes. The semicolon at the end of each statement
tells the pattern generator to execute a flash at the particular
location that it is positioned at that time. Note that not all
of the commands change the X and Y locations, the height or the
width of the aperture for every flash. The dollar sign at the
end of the listing tells the pattern generator that the file is
23
completed.
Once this file is created by the CAD tool, it is punched
onto a one inch paper tape. The paper tape in turn is fed into
the pattern generator which drives the X-Y stage beneath the
Xenon light pen to produce the lOx master reticle.
Once a master reticle is produced, either by the pattern
generator or the rubylith technique, it is placed in the Mann
model 1795 photorepeater. It is important to mount the master
reticles properly such that there is no rotational error with
respect to the X and Y axis of the photorepeater. This is
accomplished with the aid of the fiducial marks previously
described. They are simply a plus and minus sign that are
located on two of the edges of the master reticle. These marks
correspond to specific locations on the photorepeater such that
the reticle can be accurately placed in the device. If a mask is
created with even the slightest rotational error, it will not be
possible to align it to the other layers.
The stepper operation is very straight forward. The reticle
is placed in its holder and adjusted so that there is no
rotational error. Settings corresponding to the stepping
increments for the X and Y axis are adjusted to the desired
amounts. Once the origin is set, the stepper may begin. The
motors that drive the stepper are located in the X and Y stages
of the table that holds the unexposed emulsion plate. As the
table moves in the Y direction, it triggers a Xenon flash at the
precise locations described in the increment settings. The
24
increment of the steps are measured by diffraction gratings that
are mounted directly on the two stages. After the Y axis is
complete, the stage returns to the Y-origin, increments the
X-axis for the specified amount, and starts exposing the
photographic mask in the Y direction again. This process is
continued until the total array specified is completed.
Once the photographic plates are exposed, either on the
photoreduction camera, the pattern generator, or the
photorepeater, they must be developed. Figure 2.3.4 shows the
procedure and times used to develop these plates.
Develop (4:1) 5 min
Stop Bath 30 sec
Fix 2 min
Rinse 2 min
Blow Dry
Figure 2.3.4 Development Sequence for Photographic Plates
For the metal master reticle, a reversal processing approach to
development is used. The effect is to produce a negative image
of what areas were exposed. Figure 2.3.5 shows the procedure
that was used in this course for this1 process. Refer to Appendix
I.
Develop (4::1) 15 min
Rinse 2 min
Bleach 5 min
Rinse 30 sec
Clear Bath 5 min
Rinse 30 sec
Blow Dry
Expose Entire Plate 30 sec
Develop (4:il) 3 min
Stop 30 sec
Fix 2 min
Rinse 2 min
Blow Dry
25
Figure 2.3.5 Procedure for Reversal Processing
Once the entire mask set is completed, the processing of the
wafers can begin.
26
2.4 PROCESSING
Figure 2.4.1 lists the general steps taken to fabricate
metal gate enhancement mode pMOSFETs at RIT. For a three
dimensional description of this process, refer to Appendix D.
Obtain n-type wafers
Grow thick oxide (5000 Angstroms)
Apply photoresist
Expose and develop photoresist (diffusion)
Etch thick oxide
Remove photoresist
Spin on p-type dopant (boron)
Drive-in dopant (diffuse)
Strip thick oxide and remaining boron dopant
Regrow thick oxide (3000 Angstroms)
Apply photoresist
Expose and develop photoresist (thin oxide)
Etch thick oxide
Remove photoresist
Grow thin oxide (600-700 Angstroms)
Apply photoresist
Expose and develop photoresist (contact cuts)
Etch contact cuts
Remove photoresist
Evaporate aluminum
Apply photoresist
Expose and develop photoresist (metal)
Etch aluminum
Remove photoresist
Sinter
Test wafers
Figure 2.4.1 General Steps to Fabricate pMOS Wafers at RIT
Of the steps listed, note that photoresist is applied,
exposed, developed and etched for each layer in the process. The
application of photoresist is commonly referred to as the
photolithography stage in microelectronic fabrication. It is a
very important step due to its impact on all layers involved In
the process. At RIT, a Kasper mask aligner is used for the
purpose of aligning the masks to the wafers and exposing the
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photoresist. Alignment utilizes the three alignment target that
were mentioned earlier in the mask making section. In this
process, the metal, thin oxide and contact cut masks are aligned
to the diffusion layer. Alignment is completed by outlining the
positive crosses with the negative crosses on the diffusion
layer. For accuracy of the alignment, a split field is utilized
by the aligner. This is simply a microscopic view of two
separate areas on the wafer at the same time. Rotational error
within the mask and wafer, can now be examined and eliminated.
Once the masks are aligned, the photoresist that is on the wafers
can be exposed. Figure 2.4.2 shows the sequence of mask
alignment.
For the purposes of photoresist application and development,
RIT utilizes a GCA wafertrac system. This is a computer
controlled apparatus that contains three distinct tracks of
operations that can be programed separately. However, for our
purposes at RIT, only the second and third track are used. These
are the tracks that clean and apply the photoresist, and the
track that develops the wafers that contain exposed photoresist
from the aligner. It should be noted that RIT also has equipment
to apply photoresist and develop without the use of
microprocessor control, however, it will not be presented in this
paper.
To grow oxide and diffuse the boron into the silicon, high
temperature furnaces are needed. RIT uses two thermco diffusion
furnace tubes for this purpose, one to grow oxide and one to
diffuse the boron. Utilizing the graphs found in figures 2.4.3
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Figure 2.4.2 Sequence for Mask Alignment
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and 2.4.4, times and temperatures can be calculated for the
desired oxide thicknesses in wet and dry oxide atmospheres.
Thermocouple readings are used to measure the temperature of the
tubes in three locations such that the control of the tube
temperature can be set to approximately plus or minus one half a
degree off of the desired temperature. Likewise, the temperature
for the boron diffusion tube is set the same way.
The primary difference between the two tubes is the
atmosphere used. For oxide growth, either a steam (thick oxide)
or dry oxygen (thin oxide) is used. For the boron diffusion, a
nitrogen atmosphere is used. The table to calculate minimum
oxide thickness needed to mask boron at various temperatures is
found in figure 2.4.5. Stanford University Process Engineering
Models Program (SUPREM), a process simulation program used for
drain/ source junction depths and threshold voltages and can be
used to calculate times and temperatures for a desired junction
depth. For our process, a 1 micron junction depth is used in the
calculations for the drive-in which will eventually result in a
1.5um junction depth after the thin oxide is grown.
Etching is a frequent wafer processing step. There are
three types of etching done in the pMOS process. These are the
oxide and metal etches and photoresist stripping. Each etch is
done differently since each material reacts in its own distinct
way in a chemical etchant. Oxides, either thick or thin, are
etched in hydrofluoric acid (HF) . Generally, oxide is etched at
a rate of 1000 angstroms per minute, however, control wafers are
usually used to compute actual times of etching. Photoresist is
30
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Figure 2.4.5 Minimum Oxide Thickness to Mask Phosphorus and
Boron Diffusions Q# p9 IV2]
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removed from the wafers at RIT using one of two techniques.
These are an acetone (wet chemical) or plasma (dry atmosphere)
strip. Aluminum etch is accomplished using a phosphoric and
acetic acid mixture. The aluminum is etched at approximately 50
degrees Celsius at a rate of about 1000 angstroms /min.
Aluminum deposition is accomplished at RIT with the use of a
thermal evaporation vacuum deposition system. Wafers are placed
in the bell- jar and pumped down to a vacuum pressure of
approximately 10E-6 Torr. Aluminum pellets are evaporated at a
specified distance depending on the desired thickness of the
deposited metal. At RIT, the thickness of the metal is
controlled by the amount of pellets used in the process as
opposed to the distance of the wafers from the pellets.
Generally, a metal thickness of approximately 3000 Angstroms is
used.
After the aluminum is etched, they are sintered. Sintering
removes the native oxide that separates the metal from the
diffusion contacts. The result is a less resistive contact
between the metal and semiconductor.
! In addition, sintering ties
up dangling bonds at the Si-Si02 interface which reduces the
threshold voltage.
The final step in the fabrication process is to test the
wafers for functionality. This can be done with a wide range of
equipment that can be found in a typical microelectronics
laboratory, ranging from a scanning electron microscope (SEM) for
optical examinations to probes and probe cards to examine the
34
electrical characteristics of the circuits. DC parametrics can
be analyzed on the HP 4145 in addition to a network analyzer for
the AC characteristics.
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3.0 EMCR210
3.1 BACKGROUND
Historically, EMCR210, previously named AMCR210,
incorporated a etched copper board (PCB) project as the final
laboratory assignment. The purpose of the project was to
familiarize the students with a process for artwork photomask
generation. Students were given a circuit containing resistors,
transistors, op amps, diodes, capacitors inductors, or other
discrete electrical components that might be used to create a
desired output. The design of pads and interconnection lines was
then required, such that when discrete electrical components were
fastened to the pads the original circuit would be realized. A
short list of the steps required to produce the patterned circuit
(P.C.) board are listed below.
1. Artwork Generation
2. Photoreduction
3. Fabrication of P.C. Board
(a) Substrate Preparation
(b) Apply, Expose and Develop Photoresist
(c) Etch
(d) Strip Photoresist
<e) Fasten Discrete Elements on Circuit Board
In this process, the substrate is made up of a three by four
inch piece of printed circuit board containing 1 mil. of copper
on Its surface. The layout is completed using the rubylith
technique described in section 2.3 with a rubylith mask that is
four times the final size of the P.C. board. Photorepetion,
however, is not done since the size of the design is prohibitive
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to this step. I/O pads approximately 0.15 inches are used with
minimum interconnection widths of 0.075 inches.
This laboratory project was completed with the connection of
the devices to the board. Since an understanding of the
electrical characteristics of the circuit was not known at the
time of the fabrication, the circuits were not tested for
functionality. Figure 3.1.1 shows a sample circuit that was used
in one of the laboratory sections.
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3.2 THE COURSE STRUCTURE
In an attempt to change the structure of the final project
in EMCR210 to that of a circuit that can be designed and
fabricated by the first year students, the etched circuit board
project was replaced with a logic gate array. A gate array is
simply an uncommitted matrix of gates in which the inputs and
outputs of the elements are left for the designer to
interconnect. In the case of this course, a NOR logic gate array
was selected due to its simplicity of fabrication and design.
Note that the change in projects allow the students to not only
familiarize themselves with artwork generation, but also circuit
design and the testing of the fabricated wafers. In addition,
sintering of the wafers is completed in the course. This
procedure exposes the students to the diffusion furnaces which
was not done in the p.c. board fabrication process. In general,
students are required to design, fabricate and test simple logic
circuits designed solely of four-input NOR gates. The circuits
are realized in silicon through the use of a NOR logic gate
array. Note that the array is fabricated up to the metalization
layer prior to the course. Figure 3.2.1 lists a basic outline of
the course structure for EMCR210. Each section represents a two
hour lab period.
Section A. Background to Digital Logic
1. Introduction
(a) Project Overview
(b) Assignment of project circuits
2. Basic Logic Gates
3. Gate Equivalence
4. Boolean Algebra
Section B. Simulation of Design
39
1. Prototyping Circuit using CMOS I.C.'s
2. Verification using Breadboarding Techniques
Section C. Metal Maskmaking
1. CAD Tool Demonstration
2. Pattern Generator Creation of Master Reticle
3. Photorepeat Master Reticle to Create lx Working
Mask
Section D. Wafer Processing
1. Mask Alignment
2. Photoresist Processing
3. Aluminum Etch
4. Sinter
Section E. Testing
1. Wafer Probing
2. Write-up
Figure 3.2.1 Course Outline for EMCR210
Section A covers the background needed to create a design
using digital gates. Since this course is designed to give an
overview of fabrication and design, Boolean algebra is the only
technique that is taught for the minimization of gates. In
addition, the OR, AND, NOR, NAND and inverter gates are the only
elements from which the designs are created. This eliminates the
use of multiplexers, decoders, exclusive-OR's, adders, ect. in
the circuit design. Digital Electronics, (EEEE545), an upper
level course in digital systems, examines these characteristics
of digital design and is not covered in EMCR210.
Since the gate array is composed solely of four-input NOR
gates, the design that the students create must be converted into
these gates. This procedure utilizes DeMorgan's theorems of
equivalence as then means for the conversion. Once the design is
transferred into the NOR gates, it is tested for accuracy using
discrete gates and breadboarding (protoboarding) techniques.
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Wafers fabricated up to the fourth level of processing
(metalization) are then made available to the students during one
of the lab sessions. A metal mask containing the VDD, GND and
internal transistor connections is combined with a design
generated by the students that contain the input, output and I/O
connections necessary to realize a desired circuit. To eliminate
the use of the computer network in the student's course load, the
customization design of the array is submitted to the instructor
on a piece of paper. The design is later inputted into the
computer by a laboratory assistant. The creation of the master
reticles that contain the students designs are also produced by
the lab assistant due to the time requirements associated with
pattern generation.
Once the reticles are developed, they can be photorepeated
and reduced to produce the metal mask. This process is completed
by the students. A reticle containing the VDD, GND and internal
transistor connections is prepared prior to the course. It is
photorepeated using the techniques previously described in
section 2.3. The X-Y stage is carefully documented as to its
origin. Once the photorepeater is finished, the stage is set
back to the origin and the master reticle containing the
customizations is put in the reticle holder and photorepeated.
Note that both reticles must be photorepeated during the same
session to insure the accuracy of the overlay.
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Once the lx metal mask is produced, photoresist is applied
to the surface of all the wafers, and is exposed and developed.
The aluminum is etched and the photoresist is removed leaving the
desired metal pattern. Sintering of the wafers is also completed
during this lab session. When the processing is completed, the
circuits are tested for functionality using an automatic probe
station. A write up of the complete project is also required.
Appendix E contains the complete packet of information that
is given to the students upon enrollment into the course. Note
that there are several suggested circuits that have been designed
as student projects. Of these designs, the multiplexer and
demultiplexer circuits have been successfully designed and
fabricated using the NOR gate array in this course. These
designs are shown in Appendix F.
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3.3 DESIGN OF THE ARRAY
3.3.1 BASIC CELL
One of the considerations in laying out an array is the
basic element (s) (cells) that the design will incorporate. For
simplicity of the layout and customization, a NOR logic gate
array was selected for the purposes in this course. In addition,
to allow a wide range of simple circuits to be able to be
fabricated using the chip, four-inputs were included on each
gate. Note that this does not restrict the different types of
functions that can be built. By connecting the inputs, the
outputs or both, the OR, AND, NAND, and inverter gates can be
created. For example, should all of the inputs be connected
together such that one signal controls the gate, the result would
be the inverter function. Similarly, the remaining three gates
can be derived. Refer to Appendix E.
Figures 3.3.1 and 3.3.2 show the layout of the single four
input NOR gate that is being utilized in this array. The design
and layout of this gate was accomplished through the use of ICE.
Note that the gate consists of five transistors; four pull down
transistors and one pull up transistor. The ratio of the length
to width of these transistors is defined as follows:
Lpu/Wpu
ratio =
Lpd/Wpd
where Lpu and Wpu are the length and width of the pull up
transistor, and Lpd and Wpd are the length and width of the pull
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down transistors. For the transistors that are used in the NOR
gate, a ratio of 1/9 is used.
Referring to the layout of the gate, the four inputs can be
seen at the bottom of the cell just above the connection for GND.
Note that access to two of these Inputs can be made on either
side of the gate whereas the other two inputs can be accessed on
only one side. The output of the gate is located in the middle
of the cell. Note that this signal is also available to the
designer on both sides of the gate. The top and bottom metal
lines are used to connect the circuit to VDD and GND
respectively. The remaining two metal lines are used to route
signals to the other side of the gate. These will commonly be
referred to as bypass lanes. They are designed such that they do
not influence the performance of the circuit.
The overall size of the gate is 500 by 370 microns.
However, since the power and ground lines are shared by
neighboring gates in the array, the actual size of the gate is
500 by 340 microns when incorporated into the array. Note that
there is empty space associated with 1 the metal layer in this
cell. This has been included for the purpose of customization
once the gates are combined together to form the array.
In the pMOS process, there are only two levels that can
carry a signal (diffusion and metal). Access from either of
these levels to the other one is accomplished with the use of a
contact cut (via). In the NOR gate layout, there are four
diffusion lines that have been included in the design for routing
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purposes. Note that there are five vias that allow the signal to
be routed to this level. Similar to the metal bypass lanes,
these diffusions are designed to route a signal in the vertical
direction without effecting the performance of the gate.
Techniques for routing signals, either in the vertical or
horizontal direction, will be discussed in section 3.4.5.
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3.3.2 ARRAY_1
Figure 3.3.3 shows the layout of Array_l. The chip utilizes
a 5000 by 5000 micrometer working space. This is the largest die
size that is currently able to be fabricated at RIT. In an
attempt to maximize the versatility of the design, a seven by
eleven matrix of NOR gates was laid out with 88 I/O pads located
on the periphery of the design. Note that the layout shown in
the figure was created using the HP plotter previously described.
It is drawn at 40x.
The original idea of the course was to fabricate the first
three layers of the array with the aid of the pattern generator.
The freshmen, however, would lay out their designs on rubylith
and use the photoreduction camera to produce the master reticle.
In this way, the computer would successfully be eliminated from
the course load while the reticle could still be fabricated by
the students. The master reticle would then be used in the
photorepeater to produce the lx working metal mask.
One of the problems associated with the rubylith technique
is that all masks must be photoreduced at the same time. This
ensures limited rotational error of the designs on the light
board. To fabricate wafers up to the metalization stage prior to
the course would require at least two different sessions for mask
making. To create the three masks at the same time that the
student masks were reduced would eliminate the primary advantage
of gate array fabrication since a new mask set would have to be
created for each lab section rather than one mask set for the
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whole course. Therefore, the technique described in the
maskmaking section of the course outline was incorporated as the
most feasible procedure for the artwork generation.
Another problem with Array_l that was evident in the first
test run was the flexibility of the design. When one designer
utilizes the array, the layout can contain many gates, which in
turn allows complex designs to be fabricated. Since the freshmen
only utilize several gates (6-10), a lab section could be
combined on a single chip to reduce the costs of fabrication.
This, however, poses a problem with routing techniques. Since
some of the diffusion interconnection lines (bypass lines) run
the entire length of the array, several groups could have access
to these lanes at the same time. To avoid shorts between groups,
a student would have to know the layouts of neighboring designs
prior to the layout of his design. To assign one group to the
array would result in approximately 10 percent utilization of the
gates on the chip. In addition, 4-5 more metal masks would
have to be made for each lab section (there are approximately
five sections in the course).
Finally, problems existed with the testing of the chip once
it was fabricated. Although 88 I/O pads add to the flexibility
of the design, they enhance the problems of testing. The
automatic probe station that is utilized at RIT can handle up to
32 probes. Although the freshmen students wouldn't consume this
many pads, the probe station would have to be customized for
every design. Reduction of the 88 pads to that of 32 was also
undesirable since this might limit the more advanced student who
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might use the entire array.
Based on these problems, a new chip design (Array_2) was
created that could better utilize the available working space on
the die.
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3.3.3 ARRAY_2
Array_2 is the second layout that was designed for the
freshmen lab course. Similar to array_l, this design split the
original array up into four separate design areas. Each location
is provided with 12 NOR gates in a three by four gate matrix. 22
I/O pads are also included with each array such that it is
possible to create a probe card for the automatic probe station.
In addition, since these are smaller arrays that the design in
array_l, routing of the signal lines to and from the array will
be easier. Hence, utilization of the gates will be higher. This
array design is shown in figure 3.3.4. Figure 3.3.5 shows one
quadrant of this array design.
Note that this array design does not limit the more advanced
student who might want to design a complex circuit that contains
more than twelve gates. Metal lines connecting any or all of the
other arrays can easily be incorporated into the design. In
addition, should all of the I/O pads be strategically placed in
one of the four array locations, the automatic probe station can
be used with the same probe card as the freshmen designs. If the
design demands more than 22 I/O pads, the designer still has
additional pads to his disposal.
During the freshman course, this array was used as the basis
of their designs. Once the students have successfully prototyped
their circuits using the discrete NOR gates, they lay out the
designs on a piece of paper. These designs are collected and
inputted by a lab assistant into the computer to create the CIF
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and MAN files necessary to make a master reticle. Appendix G
shows the steps necessary to input the interconnection design
into the computer, correct them at a later time, and finally
combine four of the designs onto one chip. To create a paper
plot and a file that can be used to drive the pattern generator,
note that six separate files are brought into the working space.
These are:
OUTSIDE.CIF
ARRAY2.CIF
INTERCONNECT_ONE . CIF
INTERCONNECT_TWO . CIF
INTERCONNECT_THREE . CIF
INTERCONNECT_FOUR . CIF
Figure 3.3.5 Files Necessary to Create Working Die
OUTSIDE. CIF is the file that contains the resolution targets,
alignment marks and the RIT slogans. ARRAY2.CIF is the file that
brings in the unconnected array. The remaining four files
contain just the desired interconnections necessary to create a
desired circuit. Figure 3.3.6 shows an interconnection file
necessary to create a four-input multiplexer.
After the fabrication process, it was noted that there was
some difficulty maintaining continuity while stepping the prober
across the wafer. This problem led to the final redesign of this
chip. This design is called array_3.
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Figure 3.3.6 Interconnection File for a 4 Input Multiplexer
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3.3.4 ARRAY_3
The final redesign of the gate array that is being used in
the freshman course EMCR210 contains several changes to array_2.
The first difference is that the I/O pads were increased in area
to 150 by 150 micrometers. Note that this corresponds to a pad
area four times larger than the pads used in array_2. In
addition, to provide the designer with easier access to the I/O
pads, they were spread out around the array. Refer to figure
3.4.7 and 3.4.8.
Another difference in the array structure is that two
diffused resistors were included in the chip design. These
resistors are placed In between the area that is used for the
interconnection. Their primary function is help determine the
resistivity of the diffusions. This is done using the following
equations:
R(l) = p*(146) + C/2
R(2) = p*(52.66) + C/2
where R(l) and R(2) are the resistances measured on the large and
small resistors respectively. C is the resistance associated
with the contact cuts. Note that there are two contacts per
resistor. The resistivity (p) can then be calculated by
subtracting one of the equations from the other. Hence, the
resistivity is given by the following equation:
p = CR(1) + R(2)}/93.34
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Figure 3.3.7b ICE Layout of Array_3
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In addition to these resistors, an inverter, its pull up
transistor and pull down transistor are included on the chip.
These structures help determine the electrical characteristics of
both types of transistors that are used in the array.
With these changes, it should be possible to extract data
from the chip easily to determine processing characteristics.
Also, stepping error caused by automatic probing will be
decreased considerably with the increase in the pad area.
This array design will be used in the course this fall.
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3.3.5 CUSTOMIZATION TECHNIQUES OF THE ARRAY
Designing interconnects within an array can be approached in
many ways. Historically, gate arrays were completed by laying
out the connections by hand. Maximum utilization of the gates
with minimum line lengths is very difficult to determine and may
take several layouts before an acceptable design is produced.
Hence, programs designed to automatically route the
interconnection lines are now performing this task. For the
purposes of this array though, the students will lay out their
designs without the aid of the computer.
Figures 3.3.8 through 3.3.11 show the layout of the array
with several of the routing lines that are available highlighted
in black. Figure 3.3.8 shows the primary diffusion bypass lanes.
These lanes are used to route a signal that might be an input to
more than one gate. Note that these lanes provide the signal to
eight gates as well as to the I/O pads. Figure 3.3.9 shows the
secondary diffusion bypass lanes. These lanes, similar to the
primary bypass lanes, route the signal in the vertical direction.
However, these lanes are not accessible to the designer in every
level. Note that contact cuts are provided in every other level.
This allows the designer more room to route the signals in
between the gates. Figure 3.3.10 shows the internal diffusion
bypass lanes as previously mentioned. Note that these lanes only
route the signal to one gate above or below itself. However,
they can easily be connected together to form a primary diffusion
lane. Figure 3.3.11 shows the metal bypass lanes. As previously
mentioned, they are used to route signals in the horizontal
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Figure 3.3.11 Metal By-Pass Lanes
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Figure 3.3.10 Internal Diffusion By-Pass Lanes
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Figure 3.3.9 Secondary Diffusion By-Pass Lanes
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Figure 3.3.8 Primary Diffusion By-Pass Lanes
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direction.
Utilization of the lanes to route signals can be done in
several ways depending on the design. Figure 3.3.12 shows
several ways in which an inverter can be created using these
lanes. Note that there are many other ways in which this design
can be realized in this array.
Once the techniques of routing signals are understood,
designs can be realized. Figures 3.3.13 through 3.3.16 show four
layouts that were created using this array. Appendix H contains
the layouts that were created by the freshmen in the course.
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Figure 3.3.12 Possible Interconnections for an Inverter
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Figure 3.3.16 Complete Layout of a 5 Inverter Ringer
Oscillator
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Figure 3.3.15 Complete Layout of an 8 Output Decoder
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Figure 3.3.14 Complete Layout of a SR Flip-Flop
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Figure 3.3.13 Complete Layout of a 4 Input Multiplexer
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4.0 CONCLUSION
The four input metal gate PMOS gate array described in this
paper has been successfully incorporated into the undergraduate
course "Introduction to Microelectronic Engineering". Circuits
containing multiplexers and demultiplexers were designed and
fabricated using the array. Functionality tests prove that the
circuits were designed properly and that the fabrication process
was a success. To date, approximately 100 students have
participated in the course representing over 25 different
designs.
In addition, the array is also being used for some of the
senior projects in the Industrial Engineering program. IE's use
process control techniques to simulate I.C. production that
might be found in industry. Upper class microelectronic
engineering students perform the fabrication techniques and
report the progress of the wafers to the IE's.
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Comment ICE cif version 1.0;
DS 13 100/1;
L METAL;
Box 500 495 90,30;
DF;
DS 14 100/1;
CS 13 T 0 0;
DF;
DS 12 100/1;
CS 13 T 0 0;
DF;
DS 11 100/1;
CS 13 T 0 0;
DF;
DS 10 100/1;
L CUT;
Box 500 535 30,10;
DF;
DS 9 100/1;
CS 10 T 0 0;
DF;
DS 8 100/1;
CS 10 T 0 0;
DF;
DS 7 100/1;
L OXIDE;
Box 500 495 30,30;
DF;
DS 6 100/1;
L OXIDE;
Box 500 530 50,40;
DF;
DS 5 100/1;
CS 6 T 0 0;
DF;
DS 4 100/1;
CS 6 T 0 0;
DF;
DS 3 100/1;
L DIFF;
Box 500 465 50,50;
DF;
DS 2 100/1;
CS 3 T 0 0;
DF;
DS 1 100/1;
CS 3 T 0 0;
DF;
DS 15 100/1;
CS 14 T 0 40;
CS 12 T 0 -40;
CS 11 T 0 0;
CS 9 T 0 -80;
CS 8 T 0 0;
CS 7 T 0 0;
Bl
CS 5 T 0 -70;
CS 4 T 0 0;
CS 2 T 0 60;
CS 1 T 0 0;
DF;
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DIRECTIONS TO USE THE PLOTTER
1. Log on to the QUME terminal next to the plotter. Make sure
that the plotter cable is connected to the terminal.
2. Make sure that there are pens in the holder, specifically
for locations one through four.
3. Adjust pinch wheel setting if necessary.
4. Turn the plotter power on.
5. Paper width must not exceed 1/2 inch clearance on the right
edge of the platen, so cut width of paper if necessary.
Scissors are in the cabinet.
6. Insert paper into the plotter. Gently push the edge of the
paper under the pinch wheels and against the two "aligners"
on the right side of the platen.
7. Push "chart hold". Plotter will respond by determining the
width of the paper.
8. Push "remote". Plotter will respond by determining the
length of the paper.
9. Set PI and P2. This can be done two ways.
a) Hit PI, the P2 on the plotter. These two points
correspond to the two diagonal points in the plotting
working space. To change them, simply use the joystick
to move the drawing arm to the desired location and hit
"enter" "PI"
or
"enter" "P2"
, depending on which
location you are redefining. Note that this method
does not necessarily provide an exact working space
that would correspond to the working space of your
design. This will result in distortions of the artwork
since the vertical plotting units will be different
from the horizontal plotter .units.
b) The other way to set PI and P2 over-rules the way just
described. In your plot file under the SC command
( SCO, 1900, 0,1900; ) , type in either:
IP -3420,-3420,3420,3420;
(this is for an 8 1/2 by 11 paper)
or
IP -10000,-10000,10000,10000;
(this is for the large paper)
Note that your plot size is controlled this way. The
first IP command will produce a 90x plot whereas the
second IP command will produce a plot around 275x. The
Cl
conversion factor for the plotter units to cm is as
follows:
lcm = 400 p.u.
10. You are now ready to plot. On the terminal type in:
TYPE [FILENAME. PLTH (and then hit return)
11. To retrieve your plot, hit "view". Plotter will respond by
pushing plot as far as it can toward you.
12. Hit "chart unload". Paper will be released from the pinch
wheels and the user can GENTLY remove the paper from the
plotter.
13. Turn off the plotter. Make sure all pens are back in the
main pen holder.
14. Log off from the QUME terminal and turn off the terminal
power.
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Introduction to Gate Arrays
One of the techniques used in industry to reduce the cost of
designing and f abr icating integrated circuits (IC's) is the use
of a concept called a gate array- A gate array is a circuit that
is constructed from a matrix (array) of small standard circuits
that have been pre-designed and pre-fabr icated up to the device
interconnection stage. At this stage the designer of the overall
circuit has the ability to make connections between any of the
standard sub-circuit elements in the array in order to create a
circuit that meets the functional needs. Input pads, output
driver circuits and circuit interconnection routing channels are
all available in limited numbers since the array design is fixed
(the array design, not the overall design). The use of the array
for the implementation of circuits is therefore flexible although
the designer must understand and live with certain limitations.
Since the sub-circuit (cells) of the array are limited in number,
it is not possible to provide enough different cells to meet
every circuit designers needs. Circuits that require
sub-circuits that are not available on the array must be modified
to use only array sub-circuits or be fabricated as a custom
integrated circuit (no standard cells, all of the layout is
designed for one specific IC). In order to make the array useful
to as many circuit designers as possible, care should be taken to
choose the circuits of the cells (the circuit building blocks) so
that many useful circuits can be built. Another limitation of
gate arrays is that due to the limited area between the cells for
interconnecting them, it is conceivable that a situation could
occur where all of the necessary connections to a cell could not
be made in the space provided in the array. A possible solution
would be to spread out the circuit by not using some of the
cells. This would, however, waste some of the array and increase
the cost of the finished I.C. In general, there is a trade off
made between the percentage of time spent exploring different
circuit interconnection schemes. As one would expect, software
tools are available to assist in the tedious job of exploring the
possible routing for a given circuit. These tools are
called
place and route algorithms.
The primary advantage of gate arrays
over the full custom
approach mentioned earlier is that the cell designs have been
specified, hence, the wafers can be fabricated up to
the
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The general outline of the laboratory work for the second half of
the quarter is:
Gate Array Project WEEK 1
1) Project overview
2) Basic logic gates
3) Gate equivalence
4) Boolean algebra
5) Assignment of project circuits
Gate Array Project WEEK 2
1) prototyping the prelab circuit using discrete
components
2) Verification of design using the discrete components
Gate Array Project WEEK 3
1) ICE demonstration
2) Mask making demonstration
3) Collection of circuit routings from each group
Gate Array Project WEEK 4
, 1
1) Mask alignment
2) Aluminum etch
3) Resist strip
Gate Array Project WEEK 5
1) Wafer testing and project wrap up
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DIGITAL LOGIC GATES
Digital refers to the use of two different voltage levels to
convey information. One of the levels that we will be using will
be zero volts for a digital low (logic low) or off. The other
level will be 5 volts, which refers to a digital high (logic
high) or an on state. Later in the course we will be using a
different type of integrated circuit and the levels will be sero
volts for a low and -10 for a high. A system with two logic
levels is called a binary system. Many digital systems take the
form of a switching network (see figure below).
+ +
Inputs Outputs
+ +
Figure 1 Switching Network
A switching network ha
outputs which take on
of switching networks
combinational network
present values of the
sequential network,
past input values. In
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be specified. The seq
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a sequential network
memory elements. Comb
than sequential networ
s one or more inputs and one or more
discrete values. There are two major types
: combinational and sequential. In a
, the output values depend only on the
inputs and not on past values. In a
the outputs depend on both the present and
other words, in order to determine the
al network, a sequence of input values must
uential network is said to have memory
mber"
something about the past sequence of
tional network has no memory- In general,
is composed of combinational network with
inational networks are easier to design
ks and will be studied first.
The basic building blocks used to construct combinational
networks are logic gates. A logic gate is an electrical circuit
that has one or more inputs by a set of rules. The rules can be
expressed in mathematical form using Boolean Algebra or in a
tabular form. We will start by describing the symbols and
functions of some basic logic gates. These logic gates actually
consist of electrical circuits in their own right which may
contain many components. We will save discussion on the details
of the insides of these gates for future courses, but a
simplified discussion here will be beneficial.
The first logic gate we will consider is called an inverter
because it takes a signal at one logic state and converts
rage D
(inverts) it to the opposite logic state. for example, a high
(+5 volts) input becomes a low (0 volts) output and a low input
becomes a high output (see figure 2).
Input | Output A | Q
0 | 1
A | A = A 1 | 0
A 1 A
(a)
Figure 2
(b)
The Inverter
(a) Truth Table (b) Symbol
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Figure 3 Inverter switch and transistor layout
(a) Layout using a
transistor
switch (b) Layout using
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Two of the most common gates that are used in design are the AND
and OR gates. The AND gate performs the function that when all
of its inputs ( Al , A2 , A3 . . . An ) are brought high, the output, Q,
goes high. For any of the remaining combinations of the inputs,
the output is set low. Hence, only when Al AND A2 AND A3
AND AND An are set high is the output set high. The truth
table, mathematical representation and symbol are shown below for
a two input AND gate.
A B | Q
+
0 0 | 0
0 1 | 0
1 0 | 0
1111
G = AAB <
=A(B)
= (A)B
=AB
This is the
notation
that we will
be using in
this packet
(a) (b> (c)
Figure 4 AND Gate
(a) Truth Table
Representation
(b) Symbol (c) Mathematical
The OR gate has the characteristic that when any of its inputs
are brought high, the output, Q, is set high. Only when all of
its inputs are set low is the output of the OR gate equal to
sero. Hence, when Al OR A2 OR A3 OR A4 OR OR An are set
high, the output is set high. The truth table, mathematical
representation and symbol for a two input OR gate are shown
below .
A B | Q
+
0 0 | 0
0 1 | 1
1 0 | 1
1111
Q = A+ B
(a) (b) (c)
Figure 5 OR Gate
(a) Truth Table (b) Symbol
Representation
(c) Mathematical
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Figure 6 NAND Gate
(a) Symbol (b) Mathematical representation
(c) Truth Table (d) Transistor realisation
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Figure 7 NOR Gate
(a) Symbol (b) Mathematical representation
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Note that of the five gates that have been described so far, only
three can be fabricated directly on silicon. These are the
Inverter, NAND gate and the NOR gate. The other two gates (AND
and OR gates) must make use of the fact th3t if the outputs of
the NAND and NOR gates are inverted, the truth table of the AND
and OR gates can be realised. The symbolic representation and
transistor layout of these two gates is shown below.
rfe> n>
A
B
<SL
6-
A !
B-
"1
r-
i
i
(a)
:=o1>&
v>> mV
J"^H
i r
r
fil
(b)
Figure 8 AND and OR realisation on silicon
(a) AND gate (b) OR gate
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One of the more interesting concepts of digital gates is that any
of the four gates (AND, OR, NAND and OR) can be derived from each
other by either inverting the inputs or the outputs or both. The
easiest way to show this is with an example.
Example Derive the NOR, AND and OR gates using solely the NAND
gate and inverters.
The NAND Gate Truth Table is:
A B | Q
+
0 0 | 1
0 1 | 1
1 0 | 1
1 110
(a) if we invert the inputs before they go into the NAND gate
have:
we
A B | C D | Q
0 0 | 1 1 | 0
0 1 | 1 0 | 1
1 0 | 0 1 | 1
1 110 Oil
comparing the truth tables to those
that this function is the OR gate.
previously described shows
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(b> if we invert the output of the NAND function, we get
A B | C | Q
+ +
0 0 | 1 | 0
0 1 | 1 | 0
1 0 | 1 | 0
1 1 I 1 | 1
B-
6L
this truth table corresponds to the AND gate.
(c) finally, if we invert both the inputs and the output, we
have:
A B | C D | E | Q
+ + +
0 0 | 1 1 | 0 | 1
0 1 | 1 0 | 1 | 0
1 0 | 0 1 | 1 | 0
1 1 | 0 0 | 1 | 0
which corresponds to the NOR gate.
One further step that should be noted is that the NAND and NOR
gates can be used to perform the inverter function as well.
Recall the NAND and inverter truth tables:
A B | Q
+
0 0 | 1
0 1 | 1
1 0 | 1
1 110
A | G
+
0 | 1
1 | 0
if we connect all of the inputs together on the NAND gate, we
eliminate all the combinations on the truth table that have AOB,
since these combinations are now impossible. This leaves us the
following truth table:
rage la
A B | Q
+
0 0 | 1
1 1 | 0
3
A
if we label the input as "C", we have:
C | Q
0 | 1
1 I 0
which is identical to that of the inverter. Using the same
method, we can use the NOR gate to realise the inverter also.
Example Given a four input NAND gate, produce an inverter, a 2
input NAND gate, a 3 input NAND gate and a 4 input OR
gate .
The truth table for a 4 input NAND gate is as follows:
A B c D | G
0 0
0 0
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0 | 1
1 I 1
0 | 1
1 1 1
0 | 1
1 1 1
0 | 1
1 1 1
0 | 1
1 1 1
0 | 1
1 1 1
0 1 1
1 1 1
o I 1
1 | 0
A
0 0
0 0
0 1 D
0 1 l
0 1
0 1
1 0
1 0
1 0
1 0
1 1
1 1
1 1
1 1
P
<s
(a) by connecting all the inputs together, we eliminate all the
combinations except the first and last ones, which results in the
same function as the inverter.
Q
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(b) by connecting two of the inputs to the other two inputs, we
have:
A-
.4
which eliminates all the combinations that have AOB and COD
A B C D | G
+
0 0 0 0 | 1
0 0 1 1 | 1
1 1 0 0 | 1
111110
which is the two input NAND truth table.
(c) similarly, by connecting two of the inputs together,
input NAND function will result.
a
c- > s
(d) to achieve the 4 input OR gate we have to go back to
inverting the inputs/output of the gate. Recall the truth table
of the 4 input OR gate:
A B c D | G
0 0 0 0
1
i
0 0 0 1 0
0 0 1 0 0
0 0 1 1 0
0 1 0 0 0
0 1 0 1 0
0 1 1 0 0
0 1 1 1 0
0 0 0 0
0 0 1 0
0 1 0 0
0 1 1 0
1 0 0 0
1 0 1 0
1 1 0 0
1 1 1 0
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if we invert the inputs of the NAND gate we get:
0
0
0
0
0
0
0
0
B
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
0
0
0
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
H
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
G
which is the correct truth table
the NAND gates we have:
Replacing the inverters with
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Boolean Algebra
In 1854, George Boole introduced the first concepts of a system
that used a two-valued numbering system. The logic and
manipulation of the numbers was later referred to as Boolean
Algebra. In digital design, this system is used to reduce
equations to a more simplified design. Some of the laws that are
useful in this system are listed below.
0AA = 0
1*A = A
AAA=A
AAA= 0
1 +A=1
0 + A = A
A +A=A
A +A=l
A+A*B=A
A+AAB=A+B
AAB+A*B=A
AAC+AABAC=AAC+BAC
A*B+A*C+B*C=AAB+B*C
AABAC. . .=A + B +C. . .
A+B +C. . .=A*B*C. . .
Figure 9 Boolean Algebra Identities and theorems
Once a grasp of the digital gates and their manipulation through
the boolean algebra is accomplished, the gates can be combined to
achieve simple circuits that perform a desired function. This
procedure is called combinational logic.
rage iu>
Combinational Logic
One of the major steps in designing a circuit is to minimise the
number of parts so that the cost of manufacturing the circuit is
as low as possible. Digital designers are not exempt from this
idea. Hence, the integration of the boolean algebra identities
and theorems should be used whenever possible. These can be
described easiest by some simple examples.
Example 1 A +AAB
=AA(1+B)
=AA(1)
= A
Example 3 AAB+AAB
=AA(B+B)
=AA(1 )
=A
Example 2 A +AAB
=1A(A)+AAB
=AA(B+B)+AAB
=AAB+AAB+AAB
=AAB+AAB+AAB+AAB
=AA(B+B)+BA(A+A)
=A + B
Example 4 Using combinational logic, prove the derivations of the
gates as described on pages 4 and 5 .
NAND boolean statement =AAB
(a) by inverting the inputs we can achieve the OR function
=AAB
=(A)+(B)
= A + B
(b) by inverting the output we can achieve the
AND function
=AAB
= A + B
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(c) by inverting the inputs and output we can achieve the
NOR function
=AAB
=AAB
=A + B
Boolean algebra can also be used to convert an equation into an
expression that contains nothing but NAND or NOR gates. Using
the following identities, we can convert any boolean equation
into expressions that have nothing but either of these two gates.
A+B=AAB
A+B=AAB
A+B=AAB
A+B=AAB
Example 1 Simplify and convert AAB+BAC into NAND gates
=AAB+BAC
=(AAB)A(BAC)
Example 2 Simplify and convert AABAC+ (b +C*)+AA (C + D ) into NAND
gates
=AABAC+(B+C)+AA(C+D)
=AABAC+BAC+AAD+AAC
=AABAC+AABAC+AABAC+AACAD+AACAD+AACAD+AACAD
= <AABAC> + (AABAC) + (AABAC) + (AACAD) + (AA5AD) + (AACAli>
=(A+A)ABAC+(B+B)AAAC+(D+D)AAAC+AACAD
=BAC+AAC+AACA(1+D)
=BAC+AA(C+C)
=A+(BAC)
=AA(BAC)
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Conversion of the Truth Table into Boolean Algebra
The conversion of the truth table to a boolean expression is very
simple. The terms on the truth table that have a Q=l are added
up. The terms are found by multiplying all of the inputs
together (ADD function) and barring (inverting) those inputs that
have a sero as an input. For a two and three input truth table,
it might look like this.
=AABAC+AABAC+AABAC+AABAC+AABAC
=AACA(B+B)+AABA(C+C)+AACA(B+B)
:+AAB+AAC
A B C | G
0 0 0 1
0 0 1 0
0 1 0 1
0 1 1 1
1 0 0 0 c
1 0 1 1
1 1 0 1 o k
1 1 1 1
B
A
c
A B | Q
0 0 | 1
0 1 | 1
1 0 | 0
1 1 | 1
=AAB+AAB+AAB
=AA(B+B)+BA(A+A)
= A + B
A > > ci
Now we are ready to start thinking about some circuits that might
be useful to use. Some of the basic 'building
block" circuits
that are used in designing digital circuits are:
(a) Multiplexer
(b) Decoder
(c) Full Adder
(d) Half Adder
(e) Flip-Flops (Memory Cells)
(f) Exclusive OR Gates
(g) Exclusive NOR Gates
(h) Oscillators
rage iy
Multiplexer
A Multiplexer (MUX) is a logic circuit that accepts several data
inputs and allows one of them at a time to pass through to the
output. The routing of these data inputs is controlled by select
inputs (address lines). The multiplexer can be modeled as a
digitally controlled multi-position switch as shown in the figure
below .
AO
Al
A2
An
Q
/ \
Select Lines
Figure 10 Digital Multiplexer (MUX)
For a four input multiplexer, we would have the following:
+ +
10
II
12
13
G
+ +
A B | G
0 0 | 10
0 1 | II
1 0 | 12
1 1 I 13
A B
Select Lines Q=AABAI0+AABAI1+AABAI2+AABAI3
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Demultiplexer
A demultiplexer (DEMUX) is a logic circuit that is very similar
to the multiplexer only that it works in reverse. A DEMUX takes
a single input and routes its value to one of the outputs
depending on the values of the select lines.
I
/ ___
- Q0
- Gl
- Q2
Qn
/ \
Select Lines
Figure 11 Digital Demultiplexer (DEMUX)
For a four output demultiplexer, we would have the following
+
I
- GO
- Gl
-- Q2
-- G3
+ +
A B |G0 Gl G2 Q3
+
0 0 | I 0 0 0
0 1 | 0 I 0 0
1 0 | 0 0 I 0
1 110 0 0 I
A B
Select Lines Q0=AABAI Q1=AABAI Q2=AABAI Q3=AABAI
Page
Decoder
A decoder is a logic circuit that takes several select inputs and
sets one of the outputs to a 1 while the rest of the outputs
remain at a 0.
1
GO
Gl
G2
Gn
/ \
Select Lines
Figure 12 Digital Decoder
The decoder is similar to that of the demultiplexer except that
the data input of the DEMUX is always set at a 1.
For an eight output decoder, we would have the following:
A B C | GO Gl G2 Q3 G4 Q5 G6 G7
1
0 0 0 1 0 0 0 0 0 0 0
0 0 1 0 1 0 0 0 0 0 0
0 1 0 0 0 1 0 0 0 0 0
0 1 1 0 0 0 1 0 0 0 0
1 0 0 0 0 0 0 1 0 0 0
1 0 1 0 0 0 0 0 1 0 0
1 1 0 0 0 0 0 0 0 1 0
1 1 1 p 0 0 0 0 0 0 1
ABC G0=AABAC G1=AABAC G2=AABAC G3=AABAC
G4=AABAC G5=AABAC G6=AABAC G7=AABAC
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Adders
Digital computers are designed to perform a variety af arithmetic
instructions, of which the adder is probably the most common.
Since decimal numbers can be converted to binary numbers, the
adder can easily be constructed. Recalling the addition of two
binary numbers, the four possible combinations are shown below.
0
+0
0
+ 1
1
+ 0
1
+ 1
00
/ \
Carry Sum
01
/ \
Carry Sum
01
/ \
Carry Sum
10
/ \
Carry Sum
The "sum" term is used to show the value of the addition for that
column, whereas the term
"carry" is used to denote the value
carried to the next column and added with those two values should
there be any. This type of adder (one that does not take in a
carry but does produce a carry out) is called a half adder. A
full adder is one that considers the carry in from the previous
addition. If we look at the decimal system, we can see this
concept much clearer-
1
9
+ 7
11
29
+92
Carry In
16 121
/ \ / | \
Carry Sum / | \
Carry Sum2 Sural
Note that the only time a half adder is utilised is during the
first column in an addition process (the one's place in decimal
addition ) .
luild a full adder.
+ +
A >
B >
> Sum (S)
> Carry Out
(C)Carry In >
(I) + +
Sum (S)=AAB A I +AABA I +AABA I+AABA I
Carry Out (C ) =AABA I+AABA I+AABA I+AABA I
=AAB+AAI+BAI
A B I | s c
0 0 0 0 0
0 0 1 1 0
0 1 0 1 0
0 1 1 0 1
1 0 0 1 0
1 0 1 0 1
1 1 0 0 1
1 1 1 1 1
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Flip-Flops
Elip-flops are digital circuits that are of the sequential type
as opposed to the combinational type. Their output is not
totally dependant upon the inputs, like combinational logic is,
but also upon the last inputs that were entered into the
flip-flop.
+ +
| Last |
-|State|--+
| + +
+ IFlip |
A |Flop |-
B | |
+ +
+ - G
Eigure 13 Block Diagram for the Flip-Flop
Since they require information about the last "state" (output)
that was calculated, it is said that they have memory- The
simplest type of flip-flop involves either two cross-coupled NAND
gates of two cross-coupled NOR gates.
(a) (b)
Figure 14 Elip-Flops
(a) Cross-coupled NAND (b) Cross-coupled NOR
where the truth tables are as follows:
A B Qn Gn+1
biguous,
A B Gn| Gn+1
0 0 0 Am 0 0 0 0
0 0 1 - No t Allowed 0 0 1 0
0 1 0 1 0 1 0 1
0 1 1 1 0 1 1 1
1 0 0 0 1 0 0 0
1 0 1 0 1 0 1 0
1 1 0 1 1 1 0
- Ambiguous,
1 1 1 1 1 1 1
- Not Allowed
(a) (b)
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This is sometimes written as follows
A B | Q
+
0 0 | -
0 1 | 1
1 0 | 0
1 1 | Q (no change)
A B | G
+
0 0 | Q (no change)
0 1 | 1
1 0 | 0
111-
(a) (b)
Figure 15 Truth Table for the Flip-Flop
(a) NAND (b) NOR
Since flip-flops are sequential, they are commonly controlled by
a clock such that when the clock is high, A and B are allowed to
effect the flip-flop. When the clock is low though, the
flip-flop is disabled such that the value of G does not change
regardless of the values of A and B. This is accomplished in the
following way:
A
Clock -|
Combo |
B
+ +
Flip
Logic| B' |Flop
Q
G
Figure 15 Block Diagram for the Clocked-Control led Flip-Flop
If the flip-flop is the cross-coupled NAND gate,
the combinational logic (A', B') are equal to A
the clock is high. When the clock is low, A' and
l's so that Q will not, change (refer to the truth
15 for the NAND flip-flop).
the output of
and B only when
B'
are equal to
table in figure
A B <9
o o
o i \
i o o
i i <9
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Build a locked (Set and Reset) flip-flop using only NAND gates
where B=Set and A=Reset. For this example, we want A'=B'=1 when
clock=0 and A'=A, in addition to when B'=B when clock=l. Hence
the following truth table.
A B C | A' B'
+
0 0 0
0
0
0
1
1
1
1
0
1
1
0
0
1
1
1
0
1
0
1
0
1
1
0
1
1
1
1
1
1
1
0
1
1
with this truth table we have:
A'=AABAC+AABAC+AABAC+AABAC+AABAC+AABAC
B'=AABAC+AABAC+AAiAC+AABAC+AABAC+AABAC
r 1
Simplifying these equations, we have:
A'=AAC+A and B'=BAC+B
However, if we note the 2-input NAND function, we will realise
that when we NAND the clock to A, the result is that A' will
always be a 1 when the clock is low, and A will be inverted when
the clock is high. This is also true for B. Since this is true,
we can use this concept to realise our design.
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which has a corresponding truth table as follows:
A B c 1 A' B' Q
0 0 0 | 1 1 | G
0 0 1 1 G
0 1 0 1 G
0 1 1 0 0
1 0 0 1 G
1 0 1 0 1 1
1 1 0 1 1 -
1 1 1 0 0 -
Noting that A=Reset and B=Set, we can see that when we have A=0
and B=l, we "set" the flip-flop to a one. When we have A=l and
B=0, we "reset" the flip-flop to a sero.
of flip-flop is commonly referred to as a
a s-r flip-flop. Note also that we could
that we discovered using combinational
gates in the design.
This is why this type
set-reset flip-flop, or
have used the design
logic, it just had more
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Exclusive OR - Exclusive NOR
An exclusive OR (EXOR) is a digital circuit that outputs a high
whenever the inputs are not all equal to each other. It outputs
a low whenever the inputs are all equal to each other. An
exclusive NOR (EXNOR) is a digital circuit that outputs a low
whenever the inputs are not all equal and a high whenever they
are all equal. Note that the EXNOR is the EXOR with an inverter
connected to the output of the EXOR.
Example Build a 3-input EXOR
The truth table for a 3-input EXOR would be as follows
A B C | Q
+
0 | 00 0
0 0 1 1 1
0 1 0 | 1
0 1 1 1 1
1 0 0 | 1
1 0 1 1 1
1 1 0 | 1
1 1 1 | 0
Q=AABAC+AABAC+AABAC+AABAC+AABAC+AABAC
=AACA(B+B)+BACA(A+A)+AABA(C+C)
=AAC+BAC+AAB
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Oscillators (Clocks)
An oscillator is a digital circuit that will toggle (oscillate)
between the high and low voltages used in the design. It will
toggle at a certain frequency that is determined by the
transistors used to make the gates and the number of gates in the
design .
We can build this type of device by simply connecting an odd
number of inverters together and feed back the output of the last
inverter into the input of the first inverter.
Figure 17 Five Inverter Oscillator
Examining the design
toggle between ser
it will drive B to 1
then drive D to a
will then cause node
connected directly
be toggled to a 1.
all of the values of
which will again
repeating itself.
monitor the signal,
above we can see that this indeed will
o and one. Assuming that node A starts at 0,
, which will drive C to a 0. Node C will
1 which will in turn drive E to a 0. Node E
F to become a 1. Noting that node F is
to node A, it is easy to see that node A will
Changing the value of node A will then toggle
the nodes down the string, including node E,
toggle node A. This sequence will keep
If we put an output line out of node F and
we will note an oscillatory function.
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We are now ready to turn out attention to the layout of our
designs so that we can realise our circuit. Using the gate array
designs found in figure 18, we can build circuits that require no
more than 48 NOR gates. For this course though, we will be
building very simple circuits that should not require more than
12 gates, so one group will be assigned to one of the four
sections that is pictured in this figure (see figure 19 for the
layout of the individual 3 x 4 gate array). Figures 20 and 21
show the description of the 4-input NOR to the layout and the
breakdown of the layout into its four layers.
This array has some interesting design features that
mentioned before proceeding into the design. Examining
layer in figure 20 we will notice that not all of the m
in the design are used for the inputs, output, powe
ground (GND). This can be further emphasised by notin
22 through 24. Figure 25 shows the metal-by-pass Ian
metal lines have been added into the design for routing
In this way we can route a signal horisontal ly across
without effecting any of the inputs or outputs of the g
route a signal in the vertical direction, we must go
level to cross under the metal lines. The diffusion
this process fits this description. Referring to figu
and 28, we will see different forms of diffusion by-pa
Since the diffusion lanes are on a different level, th
accessed by a contact cut in the thick oxide (recall fi
The primary diffusion by-pass lanes run the full dista
array and have contact cuts in every section. This
useful if there is a signal that must be used as an
large number of gates. The secondary diffusion by-p
pictured in figure 27 run the full distance of the arra
lanes just described, however, they are not accessable
section. The diffusion lanes pictured in figure 28 sh
lanes that allow signals to be only accessed to their
in the vertical direction. This type of routing is com
when the output of one gate has to be used as an input
that is located in another section. Cross coupled flip
this type of routing very often.
should be
the metal
etal lines
r (VDD) or
g figures
es. These
purposes .
the array
ates. To
to another
layer in
res 26, 27
s s lanes.
ey must be
gure 11) .
nee of the
is very
input to a
ass lanes
y like the
in every
ow routing
neighbors
monly used
to a gate
-flops use
The final figures shown in this section are samples of various
layouts that have been designed using this array- Note how the
different routing features just described are utilised in the
designs. Also not that this is only one of many ways that any of
these designs could have been realised using this particular
array.
i
i
i
a
S5
5
B
11
Figure 18 Gate Array Chip Layout
30
D O o] Dl O 0 (T p] o o]fo] i . (E to]
| fo"|
Z (J') S, .
o]~j [ptm
"" ""
L. 1~J ^|
|o| O
o o~| [e~] ^^
fc" kli^ j U*3 j
fo"
ojE 525 55 [F
_p^^^i3k^p 5gggS35? fewi sgggs s sissj ^338E
IKifi388 E ffiffl . fl^joco
* Sff-'-l?''
jftflfl o
| [q"| c "25: _ _ o i _fi *22 _ _ F^Hr^^p
2 .j .
|s 2:5^'3
""
[ (ol
(j cj 0 o
3!**R53 88
i iDZT \
^ o
D OJ ^K "^ ^" .
-----tCd
J
D i"IE E 5 ^ Sfo]
Si WZ&. 555 pS&,'> 5
R289 "o 1 5555
" EIl3J L
oj [ RP33 _ _ o j @^* j _ o f [cl
V ^ t^V-fT' ^7 uc& li
E|id^ jfc! b to. , |
dca
M ^kfc^jy: ^^
&2
5 : S ^ "i 3v* ft-^ ^
ooo |o| e gJlE c Gn o L E JD, O D
Figure 19 Individual Gate Array Layout (3X4 4-input NOR matrix)
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(a) Layout
(b) Symbol
Figure 20 4 input Nor gate
(a) Physical layout (b) symbol
This figure shows the correlation between the 4 input NOR symbol
and its physical layout that will be used in this project. Note
that there are two connections that are not found on the symbol
(GND ana VDD) and that all these connections are available only
on the last level (metal). See figure 11 for the breakdown of
these levels.
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LAYER DIFFUSION
?
D
LAYER OXIDE
ID D n D
Bn H
LAYER CUTS
C=3
? ?
o ?
LAYER METAL
wwm
m
^^^^^^^^^^
Figure 21 Separation of the four levels of the 4-input NOR gate
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Figure 22 Input lanes
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Figure 25 Metal by-pass lanes
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tFigure 26 Primary diffusion by-pass lanes
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Figure 27 Secondary diffusion by-pass lanes
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Figure 28 Internal diffusion by-pass lanes
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Project #1
Design a two input multiplexer. Use the techniques learned in
class. Layout this design on a proto-board using discrete
packaged gates to insure that the design is accurate. Transfer
this design into 4 input NOR gates and lay it out on the gate
array. You will hand in a paper copy of your layout and the
instructors will produce the photographic mask. Using this mask,
fabricate the design on the provided wafers that contain the
first three levels already fabricated. Test the design to insure
that the layout is accurate. Write up a report on the project.
VDD GND
10
II
Q
Q
Fl
Project #2
Design a two input demultiplexer. Use the techniques learned in
class. Layout this design on a proto-board using discrete
packaged gates to insure that the design is accurate. Transfer
this design into 4 input NOR gates and lay it out on the gate
array. You will hand in a paper copy of your layout and the
instructors will produce the photographic mask. Using this mask,
fabricate the design on the provided wafers that contain the
first three levels already fabricated. Test the design to insure
that the layout is accurate. Write up a report on the project.
I
QO
Ql
F2
Project #3
Design a four output decoder. Use the techniques learned in
class. Layout this design on a proto-board using discrete
packaged gates to insure that the design is accurate. Transfer
this design into 4 input NOR gates and lay it out on the gate
array. You will hand in a paper copy of your layout and the
instructors will produce the photographic mask. Using this mask,
fabricate the design on the provided wafers that contain the
first three levels already fabricated. Test the design to insure
that the layout is accurate. Write up a report on the project.
VDD
1
GND
1
1 Ql
1 j Q2
1 j Q3
1 Q4
1
A
1
B
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Project #4
Deuign a half adder that adds two numbers, A and B. Use the
techniques learned in class. Layout this design on a proto-board
using discrete packaged gates to insure that the design is
accurate. Transfer this design into 4 input NOR gates and lay it
out on the gate array. You will hand in a paper copy of your
layout and the instructors will produce the photographic mask.
Using this mask, fabricate the design on the provided wafers that
contain the first three levels already fabricated. Test the
design to insure that the layout is accurate. Write up a report
on the project.
VDD GND
I I
+ +
I I A
A | | C +B
I I
B 1 | S CS
I I /
+ -- Carry Sum
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Project #5
Design a T (toggle) flip-flop that stores the value that is put
into the flip-flop. The flip-flop should be controlled by a
clock. The value of the output, Q, should be inverted as
compared to its input. Use the techniques learned in class.
Layout this design on a proto-board using discrete packaged gates
to insure that the design is accurate. Transfer this design into
4 input NOR gates and lay it out on the gate array. You will
hand in a paper copy of your layout and the instructors will
produce the photographic mask. Using this mask, fabricate the
design on the provided wafers that contain the first three levels
already fabricated. Test the design to insure that the layout is
accurate. Write up a report on the project.
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Project #6
Design a D-latch flip-flop that stores the value that is put into
the flip-flop. The flip-flop should be controlled by a clock.
The value of the output, Q, should be the same value as the
input. Use the techniques learned in class. Layout this design
on a proto-board using discrete packaged gates to insure that the
design is accurate. Transfer this design into 4 input NOR gates
and lay it out on the gate array. You will hand in a paper copy
of your layout and the instructors will produce the photographic
mask. Using this mask, fabricate the design on the provided
wafers that contain the first three levels already fabricated.
Test the design to insure that the layout is accurate. Write up
a report on the project.
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Project #7
Design a two input exclusive OR gate. Use the techniques learned
in class. Layout this design on a proto-board using discrete
packaged gates to insure that the design is accurate. Transfer
this design into 4 input NOR gates and lay it out on the gate
array. You will hand in a paper copy of your layout and the
instructors will produce the photographic mask. Using this mask,
fabricate the design on the provided wafers that contain the
first three levels already fabricated. Test the design to insure
that the layout is accurate. Write up a report on the project.
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Project #8
Design a two input exclusive NOR gate. Use the techniques
learned in class. Layout this design on a proto-board using
discrete packaged gates to insure that the design is accurate.
Transfer this design into 4 input NOR gates and lay it out on the
gate array. You will hand in a paper copy of your layout and the
instructors will produce the photographic mask. Using this mask,
fabricate the design on the provided wafers that contain the
first three levels already fabricated. Test the design to insure
that the layout is accurate. Write up a report on the project.
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Project #9
Design a nine inverter oscillator. Use the techniques learned in
class. Layout this design on a proto-board using discrete
packaged gates to insure that the design is accurate. Transfer
this design into 4 input NOR gates and lay it out on the gate
array. You will hand in a paper copy of your layout and the
instructors will produce the photographic mask. Using this mask,
fabricate the design on the provided wafers that contain the
first three levels already fabricated. Test the design to insure
that the layout is accurate. Write up a report on the project.
F9
Procedure for inputing interconnections into ICE
Presently, all of the gate array information is being stored in
MICROLIB. ICE.ARRAY and MICROLIB. ICE.ARRAY. INDIV. To start the
interconnection process, sign onto the VAX and set the default to
MICROLIB. ICE.ARRAY. INDIV.
$ SET DEFAULT CMICROLIB. ICE. ARRAY. INDIV3
$ ICE
Enter process file name: PROCESS. ICE
Ice> VT240 or GIGI depending on what type of terminal you are
using
Ice> SHOW Q This command is done to prevent the terminal from
showing all of the graphics of the layers. Since
we will be zooming into a specific region to input
our interconnections, no graphic information is
necessary at this time. If this command is
skipped, the program will default to showing all
of the layers that are in the design.
Ice> SYMIN ARRAY3 (Locate bottom left hand corner at 0,0)
Ice> ZOOM (Center of desired window =200,200)
Ice> SHOW METAL OXIDE
Ice> LAYER METAL
Ice> TRACE 30 Input all desired interconnections with this
command Once this is complete, hit return twice to
get out of trace mode. You should not need to
move the curser less than lOum per increment.
Ice> SHOW Q
Ice> RESET
Ice> ZOOM (Select one of the three remaining corners and
repeat the above process. The center of desired
windows are as follows: 2100,200 2100,2130
200,2130).
Once you are completely finsihed inputing the desired
interconnections, do a SHOW Q and RESET to return to the original
working space. We next put a graphics box down in the lower left
corner so that we can easily place the interconnections on top of
the array design at a later time.
Ice> LAYER GRAPHICS
Ice> POSITION 0 0
Gl
Ice> BOX
Ice> SELECT
Ice> GROUP
(Make a 1 by 1 micrometer box such that
diagional are at 0,0 and 1,1)
the two
(Select the working space so that interconnections
can be saved. Start select at 0,0 and go to
2300,2329 This will select everything except the
original array that was brought in at the
beginning of this discussion)
Ice> SYM0UT (design name) (name of design will appear as
design.CIF)
To get a plot of this design, type in:
Ice> PLOT <design name) (name of design will
design. PLT)
Example: PLOT ARRAY
ARRAY. PLT)
(name of design will
appear
appear
as
as
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Procedure for Correcting Interconnection Design on the Computer
Once the design is on the computer and saved as a file,
corrections to the file become very easy. The first step is to
symin the individual gate array and the design that you created.
$ ICE
Enter process file name: PROCESS. ICE
Ice) VT240 or GIGI depending on what type of terminal you are
using
Ice) SHOW Q
Ice) SYMIN ARRAY3 (Locate bottom left hand corner at 0,0)
Ice) SYMIN <design name) (Locate bottom left hand corner at 0,0)
Ice) BURST
At this point you should be able to add or delete lines to your
design. Once the corrections to the design are made, select the
design field such that ARRAY3 is NOT selected in the command.
This is done by starting the select at 0,0 and ending the select
at 2300,2329. Once you have selected the field, save it as you
new design.
Ice) SELECT
Ice) GROUP
Ice) SYM0UT <design name)
To get a plot of this new design, type in:
Ice) PLOT <design name) (name of design will appear as
design. PLT)
Example: PLOT ARRAY (name of design will appear as
ARRAY. PLT)
Note that only the layers that are visible on the screen will
be
plotted. To print the desired levels on the screen, simply type
in the following command:
Ice) SHOW layernamel, layername2, layername3, layername4, ect.
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Making the mask for interconnections
Once the interconnections are inputted into the computer, they?*^ $ea1??mblne? ontP a layut that contains the resolutiontargets and allignment marks. A 5000um by 5000um woorking spacehas been designed to fit this purpose. Four separate designs can
be located in this space, with origins as follows:
200,300
200,2575
2600,300
2600,2575
The layout of the chip will then appear as follows:
+ + +
DESIGN #1 DESIGN #2
X-
+-
200,2575 2600,2575
-+ X-
+ +-
DESIGN #3 DESIGN #4
200,300 2600,300
x + x +
G4
To create this design, complete the following commands:
$ SET DEFAULT CMICROLIB. ICE.ARRAY. 3
$ ICE
Enter process file name: NORPROCESS . ICE
Ice) VT240 or GIGI depending on what type of terminal you are
using
Ice) SHOW Q This command is done to prevent the terminal
from showing all of the graphics of the
layers. Since we will be zooming into a
specific region to input our interconnections,
no graphic information is necessary at this
time. If this command is skipped, the program
will default to showing all of the layers that
are in the design.
Ice) SYMIN OUTSIDE This file contains the resolution targets,
allignment marks, the RIT symbol,
transistors/resistors to read the processing
parameters with and the microelectronic
engineering logo. The file should have its
origin at 0,0.
Ice) SYMIN ARRAY3 (Locate this file at 200,300)
Ice) CLONE (Locate a clone of the ARRAY3 file at the
remaining three locations 200,2575 2600,2575
2600,300. The last location (2600,300), the
return key should be hit twice to get ICE out
of CLONE mode ) .
Ice) SYMIN design #1
Ice) SYMIN design #2
Ice) SYMIN design #3
Ice) SYMIN design #4
Ice) SELECT (Select the entire working space)
Ice) GROUP
Ice) SYMOUT new_design_name
Once you have completed inputing the desired interconnections,
plot files and mann files can be made. This can be done in the
following manner:
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To get a plot of this design, type in:
Ice) PLOT <design name) (name of design will appear as
design. PLT)
Example: PLOT ARRAY (name of design will appear as
ARRAY. PLT)
To get a file that can be used to drive the pattern generator,
type in:
Ice) MANN <design name) < layer name)
Example: MANN ARRAY METAL (name of design will appear as
ARRAY. MAN)
HI
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Procedure to Overlay Master Reticles on the Photorepeater
1. Set y-axis knob at the desired y-axis stage origin.
2. Rotate x-axis past the desired x-axis origin.
3. Gently rotate the x-axis knob so that the marking on the dial
is at zero. Note that the location of the x-axis is at 5
while its dial setting is at zero.
4. Release the knob (dial). The knob should fall back to
approximately the 490 mark. Note that each marking on this
dial is 1 micrometer.
5. Hit the 'origin' butten on the controller.
6. Hit the 'start' butten.
7. Record the location that the x-axis dial stops at for the
first row. This is importent since it will be the reference
point for the second reticle.
8. Once the first reticle is done, insert the cover for the
plate and carefully move both the x-axis and y-axis PAST the
desored origin marking for the stage.
9. Gently rotate the x-axis knob so that the dial marking is at
zero like in step 3.
10. Release the knob as in step 4. DO NOT touch the
'origin'
butten.
11. Hit the 'start' butten.
12. Record the location that the x-axis dial stops at this time
for the first row. It should match the location of the first
reticle. If it does not match it within 1 or 2 microns
(markings), hit the stop butten and go back to step eight.
13. If the marking matched the first reticle, remove the cover
for the plate and continue the photorepeating. When the
photorepeating is finished, develop the plate.
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